Towards a Formal Foundation of Intermittent Computing

Milijana Surbatovich

Brandon Lucia, Limin Jia





Batteryless Energy-harvesting Devices (EHDs) enable computing in inaccessible environments







Maintenance expensive or impossible





Batteryless EHDs



Intermittent execution in energy harvesting devices



Intermittent execution in energy harvesting devices



Preserving progress by saving state



Systems must re-execute regions correctly

Write-After-Read (WAR)



Alpaca



Adds value of non-volatile variables with a WAR dependence to the saved execution context

K. Maeng, A. Colin, B. Lucia. Alpaca: Intermittent Execution without Checkpoints. OOPSLA '17

Others: DINO, Ratchet, Chinchilla

Input re-executions are not handled correctly

Repeated-Input-Operation (RIO)



IBIS



Detects and reports inputdependent branches that write to different sets of variables

M. Surbatovich, L. Jia, B. Lucia. I/O Dependent Idempotence Bugs in Intermittent Systems. OOPSLA '19

The need to formalize intermittent execution

No formal spec in existing works \rightarrow systems subtly incorrect

Our correctness definitions address both WAR and RIO problems, which no existing work has done





Outline

- Challenge of intermittence
- Memory consistency correctness definition
- Memory relations
- Correct checkpoint set
- Evaluation and conclusion

Correct intermittent execution

Continuous execution specifies correct program behaviour



Difficulty of reasoning about equivalence

Equivalence: memory reads and memory state at checkpoints

Intermittent Execution



Continuous Execution

xecution



Reboots don't restore to the exact same state



Inputs cause different paths to be taken



Memory can be different at many points



How different can memory get that the differences still resolve?

Outline

- Challenge of intermittence
- Memory consistency correctness definition
- Memory relations
- Correct checkpoint set
- Evaluation and conclusion

Any differences must resolve on re-execution

Intermittent

Continuous



Any differences must resolve on re-execution



Must-first-write set

The *must-first-write* set – must-write variables with no preceding read

Any execution writes to these variables before reading them

Defining allowable differences



Outline

- Challenge of intermittence
- Memory consistency correctness definition
- Memory relations
- Correct checkpoint set
- Evaluation and conclusion

Only checkpointing WAR variables is incorrect

Exclusive May-Write set:

may-writes minus must-write

Collecting Exclusive May-Writes

Only inputs can cause a different path to execute after reboot

Use static taint analysis to identify input-dependent branches

Correctness Theorem

If all unsafe WAR and EMW variables are in the checkpointed set, then an intermittent program will execute correctly

Execution

Implementation

Compiler pass implemented in LLVM

Two versions: taint-optimized EMW and basic EMW

Analysis added to Alpaca, which tracks WAR

More in paper...

Outline

- Challenge of intermittence
- Memory consistency correctness definition
- Memory relations
- Collecting the correct checkpoint set
- Evaluation and conclusion

Goal of evaluation

Show that Modifying Alpaca with EMW is practically efficient

1) Low runtime overhead

2) Low programmer burden

EMW has little performance penalty

Experiments run on benchmarks from prior work on real hardware

EMW needs little to no programmer effort

More in paper

Proving equivalence between execution models

Collection and checking algorithms

Implementation and experiment details

Application Discussion

Connection to related work

Persistent Memory Models

Persist vs execution order Multi-threaded executions ISA persistency semantics [Raad et al., Israelevitz et al., Pelley et al.]

Crash Consistency

Equivalence of crashy execution to non-crashy Automated proof tools: Yggdrasil, CHL Fault Tolerant Resource Reasoning Crash Consistency through Reachability [Bornholt et al., Chen et al., Ntzik et al., Koskinen and Yang]

This work

Explicitly considers **non-deterministic inputs** Defines **correctness conditions for intermittent executions**

Intermittent computing systems need to be correct and reliable

We develop a framework and give a formal definition of correctness

We apply the framework to reason about equivalence and develop a compiler analysis to make existing systems correct

Towards a Formal Foundation of Intermittent Computing

Milijana Surbatovich

Brandon Lucia, Limin Jia

